Skip to content

STM32F446RE (LQFP64) pinout

Complete 64-pin table — pin number, type, functions and Nucleo-F446RE board mapping.

Source: ST DS10693 Rev 10 (STM32F446xC/E datasheet) and UM1724 Rev 16 (Nucleo user manual). 64-pin LQFP64 package, pin 1 at the top-left corner, numbered counter-clockwise.

Alternate functions are selected through the GPIOx_AFR registers; additional functions are enabled directly through peripheral registers (ADC, DAC, oscillator, wake-up, …). Arduino and Morpho columns give the Nucleo-F446RE header pin names. Peripheral bus speeds are in docs/public/pinout/buses.json.

#PinTypeDefault functionAlternate functionsAdditional functionsArduinoMorphoDatasheet notes
1VBATPowerBackup power supply———CN7-33Keeps RTC, backup registers and PC13-PC15 alive when VDD is off; tie to VDD if no backup battery.
2PC13I/O · FT · 5V-tolerant I/OGPIOEVENTOUTTAMP_1/WKUP1—CN7-23max 2 MHz (30 pF max)
Backup-domain pin (fed through the VBAT power switch): sinks or sources 3 mA max; as an output, ≤ 2 MHz with ≤ 30 pF load (DS10693 §6.3.17). Keep for slow signals.
WKUP1 / RTC tamper: can wake the MCU from Standby.
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
3PC14-OSC32_INI/O · FT · 5V-tolerant I/OGPIOEVENTOUTOSC32_IN—CN7-25max 2 MHz (30 pF max)
Backup-domain pin (fed through the VBAT power switch): sinks or sources 3 mA max; as an output, ≤ 2 MHz with ≤ 30 pF load (DS10693 §6.3.17). Keep for slow signals.
LSE 32.768 kHz crystal pin: only a GPIO when the LSE is unused.
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
4PC15-OSC32_OUTI/O · FT · 5V-tolerant I/OGPIOEVENTOUTOSC32_OUT—CN7-27max 2 MHz (30 pF max)
Backup-domain pin (fed through the VBAT power switch): sinks or sources 3 mA max; as an output, ≤ 2 MHz with ≤ 30 pF load (DS10693 §6.3.17). Keep for slow signals.
LSE 32.768 kHz crystal pin: only a GPIO when the LSE is unused.
5PH0-OSC_INI/O · FT · 5V-tolerant I/OGPIOEVENTOUTOSC_IN—CN7-29max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
HSE 4-26 MHz crystal / clock pin: only a GPIO when the HSE is unused. USB needs HSE for an accurate 48 MHz.
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
6PH1-OSC_OUTI/O · FT · 5V-tolerant I/OGPIOEVENTOUTOSC_OUT—CN7-31max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
HSE 4-26 MHz crystal / clock pin: only a GPIO when the HSE is unused. USB needs HSE for an accurate 48 MHz.
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
7NRSTResetSystem reset (weak pull-up)——RESET (Reset)CN7-14Bidirectional reset with weak pull-up. Tolerates no negative current injection (DS10693 Table 55).
8PC0I/O · FT · 5V-tolerant I/OGPIOSAI1_MCLK_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUTADC123_IN10A5 (ADC123_IN10)CN7-38max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
9PC1I/O · FT · 5V-tolerant I/OGPIOSPI3_MOSI/I2S3_SD, SAI1_SD_A, SPI2_MOSI/I2S2_SD, EVENTOUTADC123_IN11A4 (ADC123_IN11)CN7-36max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
10PC2I/O · FT · 5V-tolerant I/OGPIOSPI2_MISO, OTG_HS_ULPI_DIR, FMC_SDNE0, EVENTOUTADC123_IN12—CN7-35max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
11PC3I/O · FT · 5V-tolerant I/OGPIOSPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, FMC_SDCKE0, EVENTOUTADC123_IN13—CN7-37max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
12VSSAPowerAnalog ground—————
13VDDAPowerAnalog supply————Analog supply for ADC/DAC/PLLs: tie to VDD with its own decoupling.
14PA0-WKUPI/O · FT · 5V-tolerant I/OGPIOTIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, EVENTOUTADC123_IN0, WKUP0/TAMP_2A0 (ADC123_IN0)CN7-28max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
WKUP0: can wake the MCU from Standby.
15PA1I/O · FT · 5V-tolerant I/OGPIOTIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, EVENTOUTADC123_IN1A1 (ADC123_IN1)CN7-30max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
16PA2I/O · FT · 5V-tolerant I/OGPIOTIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUTADC123_IN2D1 (USART2_TX)CN10-35max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
17PA3I/O · FT · 5V-tolerant I/OGPIOTIM2_CH4, TIM5_CH4, TIM9_CH2, SAI1_FS_A, USART2_RX, OTG_HS_ULPI_D0, EVENTOUTADC123_IN3D0 (USART2_RX)CN10-37max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
18VSSPowerGround—————
19VDDPowerDigital supply—————
20PA4I/O · TTa · ADC I/OGPIOSPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, EVENTOUTADC12_IN4, DAC_OUT1A2 (ADC12_IN4)CN7-32max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
TTa: 3.3 V tolerant only (not 5 V tolerant), wired straight to the ADC/DAC.
21PA5I/O · TTa · ADC I/OGPIOTIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUTADC12_IN5, DAC_OUT2D13 (SPI1_SCK)CN10-11max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
TTa: 3.3 V tolerant only (not 5 V tolerant), wired straight to the ADC/DAC.
22PA6I/O · FT · 5V-tolerant I/OGPIOTIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, DCMI_PIXCLK, EVENTOUTADC12_IN6D12 (SPI1_MISO)CN10-13max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
23PA7I/O · FT · 5V-tolerant I/OGPIOTIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUTADC12_IN7D11 (TIM14_CH1 / SPI1_MOSI)CN10-15max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
24PC4I/O · FT · 5V-tolerant I/OGPIOI2S1_MCK, SPDIFRX_IN2, FMC_SDNE0, EVENTOUTADC12_IN14—CN10-34max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
25PC5I/O · FT · 5V-tolerant I/OGPIOUSART3_RX, SPDIFRX_IN3, FMC_SDCKE0, EVENTOUTADC12_IN15—CN10-6max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
26PB0I/O · FT · 5V-tolerant I/OGPIOTIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI3_MOSI/I2S3_SD, UART4_CTS, OTG_HS_ULPI_D1, SDIO_D1, EVENTOUTADC12_IN8A3 (ADC12_IN8)CN7-34max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
27PB1I/O · FT · 5V-tolerant I/OGPIOTIM1_CH3N, TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, SDIO_D2, EVENTOUTADC12_IN9—CN10-24max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
28PB2-BOOT1I/O · FT · 5V-tolerant I/OBOOT1TIM2_CH4, SAI1_SD_A, SPI3_MOSI/I2S3_SD, QUADSPI_CLK, OTG_HS_ULPI_D4, SDIO_CK, EVENTOUT——CN10-22max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
BOOT1 strap: only sampled at reset when BOOT0 = 1.
29PB10I/O · FT · 5V-tolerant I/OGPIOTIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, SAI1_SCK_A, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT—D6 (TIM2_CH3)CN10-25max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
30VCAP_1PowerRegulator capacitor————External ceramic capacitor to ground for the 1.2 V regulator (DS10693 Table 18).
31VSSPowerGround—————
32VDDPowerDigital supply—————
33PB12I/O · FT · 5V-tolerant I/OGPIOTIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, SAI1_SCK_B, USART3_CK, CAN2_RX, OTG_HS_ULPI_D5, OTG_HS_ID, EVENTOUT——CN10-16max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
34PB13I/O · FT · 5V-tolerant I/OGPIOTIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS, CAN2_TX, OTG_HS_ULPI_D6, EVENTOUTOTG_HS_VBUS—CN10-30max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
35PB14I/O · FT · 5V-tolerant I/OGPIOTIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, OTG_HS_DM, EVENTOUT——CN10-28max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
Supplied by VDDUSB, which is bonded to VDD on this package (VDDUSB pin only on WLCSP81/UFBGA144/LQFP144).
36PB15I/O · FT · 5V-tolerant I/OGPIORTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, OTG_HS_DP, EVENTOUT——CN10-26max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
Supplied by VDDUSB, which is bonded to VDD on this package (VDDUSB pin only on WLCSP81/UFBGA144/LQFP144).
37PC6I/O · FTf · 5V-tolerant I/O (FM+)GPIOTIM3_CH1, TIM8_CH1, FMPI2C1_SCL, I2S2_MCK, USART6_TX, SDIO_D6, DCMI_D0, EVENTOUT——CN10-4max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
FTf: 5 V tolerant, I2C Fast-mode Plus (1 MHz) capable.
38PC7I/O · FTf · 5V-tolerant I/O (FM+)GPIOTIM3_CH2, TIM8_CH2, FMPI2C1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, SPDIFRX_IN1, USART6_RX, SDIO_D7, DCMI_D1, EVENTOUT—D9 (TIM8_CH2)CN10-19max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
FTf: 5 V tolerant, I2C Fast-mode Plus (1 MHz) capable.
39PC8I/O · FT · 5V-tolerant I/OGPIOTRACED0, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDIO_D0, DCMI_D2, EVENTOUT——CN10-2max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
40PC9I/O · FT · 5V-tolerant I/OGPIOMCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, SDIO_D1, DCMI_D3, EVENTOUT——CN10-1max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
41PA8I/O · FT · 5V-tolerant I/OGPIOMCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT—D7 (GPIO)CN10-23max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
42PA9I/O · FT · 5V-tolerant I/OGPIOTIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, SAI1_SD_B, USART1_TX, DCMI_D0, EVENTOUTOTG_FS_VBUSD8 (GPIO)CN10-21max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
43PA10I/O · FT · 5V-tolerant I/OGPIOTIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT—D2 (GPIO)CN10-33max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
44PA11I/O · FT · 5V-tolerant I/OGPIOTIM1_CH4, USART1_CTS, CAN1_RX, OTG_FS_DM, EVENTOUT——CN10-14max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
Supplied by VDDUSB, which is bonded to VDD on this package (VDDUSB pin only on WLCSP81/UFBGA144/LQFP144).
45PA12I/O · FT · 5V-tolerant I/OGPIOTIM1_ETR, USART1_RTS, SAI2_FS_B, CAN1_TX, OTG_FS_DP, EVENTOUT——CN10-12max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
Supplied by VDDUSB, which is bonded to VDD on this package (VDDUSB pin only on WLCSP81/UFBGA144/LQFP144).
46PA13 (JTMS-SWDIO)I/O · FT · 5V-tolerant I/OSWD data (JTMS-SWDIO)JTMS-SWDIO, EVENTOUT——CN7-13max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
SWD after reset: using it as a GPIO disables debugging (recover with connect-under-reset).
47VSSPowerGround—————
48VDDPowerDigital supply—————
49PA14 (JTCK-SWCLK)I/O · FT · 5V-tolerant I/OSWD clock (JTCK-SWCLK)JTCK-SWCLK, EVENTOUT——CN7-15max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
SWD after reset: using it as a GPIO disables debugging (recover with connect-under-reset).
50PA15 (JTDI)I/O · FT · 5V-tolerant I/OJTDIJTDI, TIM2_CH1/TIM2_ETR, HDMI_CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT——CN7-17max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
JTAG function after reset: free once the debug port is set to SWD only (PB3 keeps SWO trace).
51PC10I/O · FT · 5V-tolerant I/OGPIOSPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDIO_D2, DCMI_D8, EVENTOUT——CN7-1max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
52PC11I/O · FT · 5V-tolerant I/OGPIOSPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDIO_D3, DCMI_D4, EVENTOUT——CN7-2max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
53PC12I/O · FT · 5V-tolerant I/OGPIOI2C2_SDA, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDIO_CK, DCMI_D9, EVENTOUT——CN7-3max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
54PD2I/O · FT · 5V-tolerant I/OGPIOTIM3_ETR, UART5_RX, SDIO_CMD, DCMI_D11, EVENTOUT——CN7-4max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
55PB3 (JTDO/TRACESWO)I/O · FT · 5V-tolerant I/OJTDO/TRACESWOJTDO/TRACESWO, TIM2_CH2, I2C2_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, EVENTOUT—D3 (TIM2_CH2)CN10-31max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
JTAG function after reset: free once the debug port is set to SWD only (PB3 keeps SWO trace).
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
56PB4 (NJTRST)I/O · FT · 5V-tolerant I/ONJTRSTNJTRST, TIM3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, EVENTOUT—D5 (TIM3_CH1)CN10-27max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
JTAG function after reset: free once the debug port is set to SWD only (PB3 keeps SWO trace).
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
57PB5I/O · FT · 5V-tolerant I/OGPIOTIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, FMC_SDCKE1, DCMI_D10, EVENTOUT—D4 (GPIO)CN10-29max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
58PB6I/O · FT · 5V-tolerant I/OGPIOTIM4_CH1, HDMI_CEC, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT—D10 (TIM4_CH1 / SPI1_CS)CN10-17max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
59PB7I/O · FT · 5V-tolerant I/OGPIOTIM4_CH2, I2C1_SDA, USART1_RX, SPDIFRX_IN0, FMC_NL, DCMI_VSYNC, EVENTOUT——CN7-21max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
60BOOT0BootBoot configuration—VPP—CN7-7Dedicated boot pin: pull low to boot from Flash. Tolerates no negative current injection (DS10693 Table 55).
61PB8I/O · FT · 5V-tolerant I/OGPIOTIM2_CH1/TIM2_ETR, TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDIO_D4, DCMI_D6, EVENTOUT—D15 (I2C1_SCL)
A5 (alt) (I2C1_SCL)
CN10-3
CN7-38
max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
62PB9I/O · FT · 5V-tolerant I/OGPIOTIM2_CH2, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, SAI1_FS_B, CAN1_TX, SDIO_D5, DCMI_D7, EVENTOUT—D14 (I2C1_SDA)
A4 (alt) (I2C1_SDA)
CN10-5
CN7-36
max 100 MHz (OSPEEDR=11, 30 pF, VDD ≥ 2.7 V)
Tolerates no negative current injection (0 mA, DS10693 Table 55): a signal below VSS can disturb it. Keep it away from long or noisy lines.
63VSSPowerGround—————
64VDDPowerDigital supply—————